



**Multiplexing
1 to 4 Lane
Serial Video Transmitter
For MIPI CSI2
(SVT-CS4AP2)
Information Brief**

Disclaimer: This information is provided to the reader as general reference only. While the contents of the document are believed to be accurate, VLSI Plus does not guarantee nor promise, explicitly or implicitly, that the information contained herein is accurate. Moreover, VLSI Plus retains the right to change this document without notice

Introduction

This document is a short description of VLSI Plus (www.vlsiplus.com) 4 data lane CSI2 multiplexing Serial Video Transmitter (SVT-CS4AP2) – a CSI2 serial transmitter for multiple concurrent video streams.

The SVT-CS4AP2 comprises two parts:

- The SVTCS4L-Core- a generic SVT-CS2 transmitter, which can be used in a variety of applications, when coupled with various Application Modules
- The SVTCS_APP_MDL_2 - an application module supporting all video formats, and up to 8 concurrent video sources

The SVT-CS4AP2 is designed to interface smoothly with commonly used CMOS Image Sensors cores, and facilitate them with CSI2 output capability .

The number of supported data lanes, as well as the maximum number of concurrent video sources, are defined by the customer with the order. VLSI Plus then compiles the RTL code with the appropriate compilation switches, and the customer gets a design optimized for his or her needs.

Overview


MIPI[®] (Mobile Industry Processor Interface) is an industry consortium, which defines standards for the interface between modules of a mobile device. Two of those standards are D-PHY, defining the physical level of high speed communication, and CSI2, defining the Camera Serial Interface.

The SVT-CS4AP2 supports MIPI CSI2 over MIPI D-PHY.

Functionality highlights include:

- One clock lane, and one to 4 data lanes
- Up to 1.5 Gbps per lane;
- Supports CSI2 RAW8, RAW10, RAW12, all YUV420, all YUV422 and User-Defined 8-bit formats (other CSI2 standards available as an option).
- Supports up to 8 concurrent video sources; for example, the sensor can send high resolution RAW12 image, where the first and last video lines contain blanking data, with embedded low resolution preview data and with embedded JPEG data
- CRC and ECC generation
- Programmable timing parameters

Simplified Block Diagram



The figure above depicts a simplified block diagram of the SVT-CS4-AP2.

The block marked *SVTCS4L-CORE* converts pixels to 16-bit words, generates complete packets by adding a header and a CRC footer, distributes data between the available lanes and controls the analog PHY according to the MIPI D-PHY specification.

The SVTCS4L-CORE, comprising less than 5000 gates (for one data lane, excluding the analog part) is a bare core without any registers. It comprises the basic hardware for the generation of CSI2 images, for a variety of applications. In the SVT-CS4AP2, a multiple-source application package – the SVTCS-APP-MDL-2 is added to the basic core.

The ~5000 gates SVTCS-APP-MDL-2 (for 2 video sources) incorporates registers, which hold configuration and timers settings, as well as basic logic. The registers are accessed through an AMBA-APB bus. For each video source, additional registers are needed. Those registers define the headers for packets to be generated for the corresponding video source, and the video format.

Each video source has its own set of HD, VD, EHD (see below) outputs, as well as its own pixel-clock. The parallel-pixel, though, is shared, and the integrator should add the necessary multiplexing.

Each of the video sources should send parallel video stream, in one of the following CSI2 defined standards: Legacy YUV420-8b, YUV420-8 bit, YUV420-10 bit, YUV420-

8bit CSPS, YUV420-10 bit CSPS, YUV422 8-bit, YUV422 10 bit, RAW8, RAW10, RAW12, RGB565 or user-defined 8-bit (e.g. JPEG). For each video source, the pixel stream is accompanied by standard HD and VD signals. In addition, an EHD (Early HD) pulse should be generated, so that the SVT could start the packet initiation process before the first pixel arrives from the sensor (EHD usually saves a FIFO – various image sensors can typically use the internal horizontal counters to generate such pulse early enough before the first pixel is output).

The user's circuit should also provide FCLK and FCLK_90 signals. FCLK is a high speed DDR clock toggling at the required bit rate (e.g., 500MHz for 1GBPS). FCLK_90 lags FCLK by 90 degrees. FCLK and FCLK_90 are typically generated by a PLL, which also generates the PIXEL_CLK clock signal or signals, for the various video sources.

The relationship between FCLK and PIXEL_CLK frequencies should follow the equality:

$$F_{fclk} * L * 2 = F_{pclk} * BPP$$

Where:

- F_{fclk} – frequency of the FCLK and FCLK_90 clock signals
- F_{pclk} – frequency of the pixel-clock signal for each video source
- L – number of active data lanes
- BPP – bit per pixel in the currently active video format (must be 8, 10 or 12)

The SVTCS-APP-MDL-2 application also includes a Clock-Selection circuit, which generated an output PIXEL_CLK according to the selected input, assuring smooth clock interchange with no spikes.

Hard Core and Soft Core

The SVT-CS4AP2 comprises a process independent RTL soft core, and a process dependant hard core for the analog part of the PHY.

The user may choose to move the Parallel to Serial block to the hard-core, especially if the process technology is slow. However, for process technologies of 130nm and below the Parallel-to-Serial block easily synthesizes at 1Gbps (500MHz).

Visit our Website at www.vlsiplus.com